Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Total execution time and propagation delay

hi, How to calculate total execution time and propagation delay for VHDL files under Quartus II? Thank you
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

A circuit does not "exectue" inside an FPGA - it always exists, and is always running. It is a circuit, not a piece of software.

--- Quote End ---

If a circuit does not "exectue" inside an FPGA, why it has a Fmax? Can we not consider T=1/Fmax a minimum execution time of a circuit?