Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Total execution time and propagation delay

hi, How to calculate total execution time and propagation delay for VHDL files under Quartus II? Thank you

Recent Discussions

  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    9 hours ago
    Lieven13
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    10 hours ago
    SYiwe
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    11 hours ago
    Serge93
  • mario's avatar
    Request for Cyclone V Pinout File Information
    13 hours ago
    mario
  • MAC_Yossi's avatar
    Cyclone 10 LP's Extended Industrial parts
    13 hours ago
    MAC_Yossi
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo