Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Tip/suppornt on debugging a VHDL project on Altera

Hi I have some experience on hdl coding, but none on FPGA debugging. (which does not necessarily mean the problem may not be in my HDL coding... ;) ) I´m facing a weird (imho) situation ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

>>There are no latches as it is a clocked process.<< . Yes of course. I didn't notice the clock. How ever you might try with Tricky's suggestion, you can try to do the change and test your design.