Altera_ForumHonored Contributor8 years agoTiming parameters of USB Blaster 1 I'd like to constrain the timing of the JTAG interface of my Arria 10 design for a USB Blaster Rev C (note: not USB Blaster II). However, the documentation doesn't mention any details about the timin...Show More
Altera_ForumHonored Contributor8 years agoYes, the USB Blaster II constraints seem to be quite restrictive.
Recent Discussionswriting a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devicesabout cyclone 10gx transceiver