Altera_ForumHonored Contributor8 years agoTiming parameters of USB Blaster 1 I'd like to constrain the timing of the JTAG interface of my Arria 10 design for a USB Blaster Rev C (note: not USB Blaster II). However, the documentation doesn't mention any details about the timin...Show More
Altera_ForumHonored Contributor8 years agoYes, the USB Blaster II constraints seem to be quite restrictive.
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?