NShan12Occasional Contributor5 years agoTiming issues on DFF feedback loop. Hello, I wanted to know if the output of DFF in the attached design leads to any timing problems. What happens to DFF output if both Preset and Clear are active at the same time? CLK is 32 MHz....Show MoreDFF.PNG15 KB
Recent DiscussionsASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 failsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File Information