Forum Discussion
Seadog
Occasional Contributor
Occasional ContributorTiming error on Arria 10 PCIe core design
I have an Arria 10 design with a PCIe core (hard-IP, 8 lanes, gen 3, Avalon memory-mapped, w/ DMA). The only timing errors I am getting are related to the reset generated by the PCIe core. The rese...
SeadogOccasional Contributor
Occasional ContributorOK, so I saved my design as an archive and created a new project from that. I stripped out everything except the PCIe code (w/ DMA) and a PLL, and added a module to sink/source all the Avalon interfaces from the core. This design makes timing with no trouble.
