Timing constraints on between FPGA and external PLL

I'm using MAX10 to interface with a DSP. The FPGA is the clock provider whose PLL generated a 20Mhz clock to DSP and a 40Mhz clock(fpga_clk) for local use. The DSP uses DSP PLL to generated a 40Mhz l...