Timing Constraints for Startix II

Normally, for all internal registers(except first input registers and last output register) quartus takes responsibilty not to violate timing. Each launch edge to each latch edge relation is known to quartus and the fitter inserts delays as appropriate to meet the requirements of register timings, provided ofcourse it knows the clk speed at each register. The user is responsible at io registers.