Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Timing Constraint problem on set_input_delay

Hello. I have encountered problems on the following timing constraint. The case is draw in the attachment. I do timing constraint as follows. creat_generated_clock -add -name {SysClk} -sourc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Hey Rysc,

In that example you gave using number 2. How do you figure out the period for the virtual clock? Say for example I have a flash memory bust (address and data lines and control lines) I need to constrain. If I constrain them to a virtual clock period how would I go about figuring out what that period needs to be?