Forum Discussion

Occasional Contributor

7 years ago

Timing closure on Arria 10

I am trying to close timing on an Arria 10 Design (A057K2F40I2). I would like to know if some of the problems I am seeing are device limitations, or just tool issues or operator error. The first co...

KhaiChein_Y_Intel

Regular Contributor

7 years ago

Hi,

Could you post the sdc and timing report?

Thanks.

Forum Discussion

Timing closure on Arria 10

Recent Discussions

Agilex 3 PLL in Source Synchronous mode ?

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz

Cyclon 5 tampering protection bit

PCIe Simulation using Quartus Pro 25.1.1