Timing analysis for separate HDL modules

We always have some HDL modules that are used in different FPGA projects. It may be a DSP module or protocol controller, etc. It is a good practice to design modules that can be reused. We...