Forum Discussion

lambert_yu's avatar
lambert_yu
Icon for Contributor rankContributor
1 year ago
Solved

There's minimum pulse violation for IOPLL under source synchronous operation mode

Hi, I am facing one issue when I design the source synchronous lvds project. case: quartus II : 18.0.0 standard speed : 1.6Gbps; PLL : use external PLL ref clk for PLL: 800Mhz op...
Configuration
Generic Io
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
1 year ago

Hi,


Do you need any further assistance from my side?


Regards,

Richard Tan


lambert_yu's avatar
lambert_yu
Icon for Contributor rankContributor
1 year ago

Hi, RichardTanSY

I hadn't received any helpful information for this issue. Now current solution for this issue, I changed the PLL mode (from source sync -> direct mode). But for above issue, I expect that I could get the root cause.

Best Regards,

Lambert