EBolnOccasional Contributor6 years agoThe problem with two external PLL for LVDS RX I have two identical interfaces: Deserialization factor: 8 Channels: 8 Clock: 50MHz If I implement only one interface, then everything is fine. However, after adding the second implementation, I ...Show More1.png15 KB2.png31 KB
YuanLi_S_IntelRegular Contributor6 years agoHi Evgeniy,Before this, may i know which device you are using for this?Thank You.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices