EBolnOccasional Contributor6 years agoThe problem with two external PLL for LVDS RX I have two identical interfaces: Deserialization factor: 8 Channels: 8 Clock: 50MHz If I implement only one interface, then everything is fine. However, after adding the second implementation, I ...Show More1.png15 KB2.png31 KB
YuanLi_S_IntelRegular Contributor6 years agoHi Evgeniy,Before this, may i know which device you are using for this?Thank You.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information