Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI think you can use a "Black box" simulink block from Altera's DSPbuilder to encapsulate your VHDL/verilog code, then make your matlab code communicate with the HDL via simulink.
I did this once with Xilinx tools and worked great. Altera offers similar functionality.