Altera_ForumHonored Contributor15 years agoTestbench: Read from Text File I have a set of test patterns in text file to be used in test bench written in verilog. test pattern will be sent to top module one by one for every posedge of clock once the ena is high. Is t...Show More
Recent Discussions1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredMAX10 DDR3 TimingHelp with BTS and .sof example files for Agilex 7 AGM039EA