Forum Discussion

xytech's avatar
xytech
Icon for Contributor rankContributor
7 years ago
Solved

T_ramp time question on Cyclone10 LP device

Hi ,

We use 10CL055YU484C8G. MSEL sets as Standard POR mode, datahseet reqiures ramping time of power supply to be within 50us~50ms.

Is this requirement apply for each single power rail's t_ramp or Total t_ramp time of all rail?

​

Thanks!

​

  • Rahul_S_Intel1's avatar
    Rahul_S_Intel1
    7 years ago
    Hi, Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Yes

6 Replies

  • xytech's avatar
    xytech
    Icon for Contributor rankContributor
    7 years ago

    another question is , if the power rail ramps up too fast (<50us) or too slow(>50ms), what may happen? Thanks.

    We now have a LDO desgined for VCCA_PLL_2V5 for 10CL055YU484C8G , whose ramp time is rather short, about 30us or so. That's is my worry.

    • xytech's avatar
      xytech
      Icon for Contributor rankContributor
      7 years ago

      Hi RSree,

      Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Thanks.

  • Rahul_S_Intel1's avatar
    Rahul_S_Intel1
    Icon for Frequent Contributor rankFrequent Contributor
    7 years ago
    Hi, Do you mean that the sum of all power rails' t_ramp should be within 50us-50ms? Yes