Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Synthesizable delay with VHDL (One single output pulses)

Thanks in advance for your nice instructions. What I am doing is producing a single output pulse. It is a simple output but due my little knowledge it becomes complicated for me. What I want in ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

remove the return to the idle state from the 2nd state.

--- Quote End ---

I did before. Please go up and read the thread from the first. When I remove idle from the 2nd state output become 1 before my original code. I attached the image also.

Anyway Thank you foe follow up. I really need help for this.