Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsynthesis of VHDL module
is it possible to synthesis of VHDL module if there is integer variables in the VHDL module ? ------------------------------- is it possible this module to be synthesized ?
librar...
Altera_ForumHonored Contributor
Honored Contributorno, keep the sec_bin and min_bin inside the clock assignments.
The best thing for you to do is just test it and simulate it until it works
