Swapping RAM and registers

Question

Hi, I'm synthesizing a large VHDL component and I'd like to swap some elements from memory to registers to compare the results. Is it possible/how? Thank you.

altera_forum · Answer

Here is one way: http://quartushelp.altera.com/15.0/mergedprojects/hdl/vhdl/vhdl_file_dir_ram.htm

altera_forum · Answer

That's exactly what I want. Thanks.

Forum Discussion

Swapping RAM and registers

2 Replies

Recent Discussions

ALTPLL Megawizard keeps crashes

Agilex 9 Port Synchonization within A Tile

LTC Connector DE10-Standard FPGA

Agilex 5 BSDL Files

Agilex 3 ESD Protection