Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Stratix II/III with no external oscillator

Hi I have a Stratix II GX and Stratix III dev board setup with no external oscillator, only connections for the FPGA are the JTAG and passive serial connectors. Does anyone have any exp...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

JTAG clock doesn't work as acquisition clock, because it's not continuous. A ring oscillator should basically work, the internal oscillators e.g. used for configuration interface are of the same type, also involving a considerable frequency tolerance. Although not a specified property, you can expect even an unlocked PLL to produce an usable output frequency.