Altera_Forum
Honored Contributor
16 years agoStratix III: Problem with Row I/O CLK2p ... output
Dear all
I'm trying to output a clock on the combined "Row I/O, CLK2p, DIFFIO_RX_L15p, DIFFOUT_L29p" pad "U28" on my Stratix III EP3SL70 device. Although Quartus notes no problem, the pad never drives the output. The fitter reporting shows a direct output path, so this should be fine. Is there any additional assignment I have to set or are there limitations in the use of such combined pins? Or is it a problem putting an "internal" clock to a combined output pad with (in this application unused) clock input functionality? Putting the signal on a different pin works fine, however, this doesn't help in my application... Anyone had similar issues? Any hint is very welcome! Regards, Peter