Forum Discussion
Altera_Forum
Honored Contributor
16 years agoI found the issue and it was not related with FPGA FPP configuration timings but with reading configuration data from a Flash in burst mode. The burst accesses to the Flash where too short and failures were produced when temperature increased.