Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

stratix II EP2S60

I am just starting with FPGA, and i need help if its possible.

I have a board "stratix II EP2S60" and I want download the file "nios.sof" via Jtag Uart, but I have an error, I receive the message:

Error: Can't communicate with device. Device will stop functioning when it reaches its non-tethered mode timeout limit.

after compilation, I receive the message:

Warning: Using design file cpu_jtag_debug_module.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project

+ the file generated is "nios_time_limited.sof"??????

Thanks

7 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    You don't seem to have a valid Nios/IP Core license available. That means that Quartus creates a file called nios_time_limited.sof instead of nios.sof. When you download it and loose the connection to the device a timer starts to run and after about a specific time the Nios/IP Core will stop working.

    You often loose connection to the device when downloading Nios software, so you get the message about non-tethered mode.

    The warning can be avoided by adding the file cpu_jtag_debug_module.vhd to your project file.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    thank you Lokla for your help

    I think that you are right, I have not the licence for the IPs
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    problem !!!!!

    I think that is not the licence because i try the tutorial project and it's works !!!!
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    I didnt say it wouldnt work. It will work for at least an hour before the cores shutdown. If you are having trouble that the design doesnt work, you are facing another problem.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    hello

    when i use tutorial project i can load the file .sof, but when i create my own project, i can't,

    for now i use tutorial project and

    I have a several problem with nios II IDE, when i would run the programme for example "hello world", i receive the message:

    Using cable "USB-Blaster [USB-0]", device 1, instance 0x00

    Pausing target processor: not responding.

    Resetting and trying again: FAILED

    Leaving target processor paused

    thanks
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Dear all,

    I am also using stratix II EP2S60

    I use Quartus and Nios version 6.0

    After finish compiling all, I have a problem with Nios when I download . The error appear as following:

    Using cable "USB-Blaster [USB-0]", device 1, instance 0x00

    Pausing target processor: OK

    Reading System ID at address 0x021208B8: verified

    Initializing CPU cache (if present)

    OK

    Downloading 01000020 ( 0%)

    Downloaded 62KB in 0.9s (68.8KB/s)

    Verifying 01000020 ( 0%)

    Verify failed between address 0x1000020 and 0x100F457

    Leaving target processor paused

    another thing I don't understand is if I download other programs ( for example: the program in "C:\altera\kits\nios2_60\examples\vhdl\niosII_stratixII_2s60\standard" ) It's ok. But my own program has that trouble.

    Please help me. I tried so much but can't figure it out.

    Thanks alot .

    Best regards,