Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

stratix II EP2S60

I am just starting with FPGA, and i need help if its possible. I have a board "stratix II EP2S60" and I want download the file "nios.sof" via Jtag Uart, but I have an error, I receive the messa...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Dear all,

I am also using stratix II EP2S60

I use Quartus and Nios version 6.0

After finish compiling all, I have a problem with Nios when I download . The error appear as following:

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00

Pausing target processor: OK

Reading System ID at address 0x021208B8: verified

Initializing CPU cache (if present)

OK

Downloading 01000020 ( 0%)

Downloaded 62KB in 0.9s (68.8KB/s)

Verifying 01000020 ( 0%)

Verify failed between address 0x1000020 and 0x100F457

Leaving target processor paused

another thing I don't understand is if I download other programs ( for example: the program in "C:\altera\kits\nios2_60\examples\vhdl\niosII_stratixII_2s60\standard" ) It's ok. But my own program has that trouble.

Please help me. I tried so much but can't figure it out.

Thanks alot .

Best regards,