Forum Discussion

New Contributor

4 years ago

Stratix 10 PCI Express Avalon®-MM DMA Reference Design. Interrupt generation.

Hello ! Working with a Stratix 10 board. Per AN 829: PCI Express* Avalon®-MM DMA Reference Design built the design and uploaded it to the board. I work with Windows. I successfully run DMA Read, DM...

Wincent_Altera

Regular Contributor

4 years ago

Hi,

For Avalon-MM to PCIe Interrupt Enable Register via CRA,

You may refer user guide at below link, there might got the information you needed.

https://www.intel.com/content/www/us/en/docs/programmable/683724/18-0/avalon-mm-to-pci-express-interrupt-registers.html

Let me know if any other further clarification is needed.

Regards,

Wincent_Intel

Forum Discussion

Stratix 10 PCI Express Avalon®-MM DMA Reference Design. Interrupt generation.

Recent Discussions

Updated .brd file for Stratix 10 GX dev kit

8 port 10/25G ethernet interface in Stratix 10

TSE MAC+PCS (SGMII, Cyclone 10 GX): mdio_out/mdio_oen never toggle, no matter what I write

Check COD for 5CSXFC6C6U23C8N , 10CX220YF780E6G

Suche Programmierspezifikation für Altera EPM5130QC-1 / CY7C346 (MAX5000)