Forum Discussion

yashael's avatar
yashael
Icon for Occasional Contributor rankOccasional Contributor
4 years ago

Stratix 10 PAC HSSI example

I'm trying to understand how to use the hssi interface in stratix 10 PAC. I had some problem on rx_data_valid (PCS Direct on serial loopback) But unable to reproduce the issue, so i'm creating a ...
yashael's avatar
yashael
Icon for Occasional Contributor rankOccasional Contributor
4 years ago

Yes I can confirm that those signal is asserted if given enough time. But why is the data on the receiving end differs from the transmitter? I observed a kind of shifted value on the receiving end. Do I have to implement an error correction module?