BalasubramaniNew Contributor2 years agoStratix 10 Configuration Issue Hi, We are facing a issue while configuring Stratix10 FPGA ( Smart VID variant) from JTAG Port We have a fixed failure, failing at 9% always while loading sof file. The same architecture is bei...Show More
WZ2Frequent Contributor2 years agoHi there,Do we have the pic of quartus error ID~ It may helpful me.Best regards,WZ
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information