Forum Discussion
Altera_Forum
Honored Contributor
12 years agolooks like you are connecting outputs of counter as feedback to clock the counter. This is complicated design and may oscillate out of control.
Your method falls in the category of asynchronous which is not recommended in FPGAs as the alternative synchronous design is simpler to control.