[STARTIX III][ALTPLL RECONFIG][ALTPLL] Is it possible to change multiplication factor

Hi there, I need to create a clock with a frequency range from 10MHZ to 30MHZ, with a step of 0.25MHZ. I imagine using an alt_pll and a alt_pll_reconfig Ips. pll_clk with an input clock ...