Forum Discussion
Altera_Forum
Honored Contributor
17 years agoSRAM interface timing discrepancy from Quartus-II 7.0 and 9.0
I have a design which contains an SRAM interface with the default PLL phase shift, -4.8ns for this SRAM. It was compiled by Quartus-II 7.0 and it works perfectly on my target board with an EP2C20F484...
Altera_Forum
Honored Contributor
17 years agoI treied a very simple example with absolutely necessary components and I am sure that the settings are the same for Quartus-II 7.0 and Quartus-II 9.0. But timings are different from Quartus-II 7.0 and Quartus-II 9.0SP1. Thank you very much.