SPI Master Timing Constraints

I don't see anything wrong with nor do I have a better idea now. :)

You might not need a PLL though, just using the falling edge of the received SCLK might work.

Note that you'll have to treat the incoming SCLK as an asynchronous clock, in regard to SCLK and others.

What are the values you got for min and max input delay?