Forum Discussion
SengKok_L_Intel
Regular Contributor
7 years agoThe key concern is the CMU PLL, if you don't use it for PCIe Hard IP, I don't see there is a limitation.
Regards -SK
The key concern is the CMU PLL, if you don't use it for PCIe Hard IP, I don't see there is a limitation.
Regards -SK