source synchronous interface or virtual clock?

My FPGA is connected to an ADC. There are three interface signals between them : SCLK and DOUT, which are outputs from FPGA, and DIN, input from ADC. SCLK is generated by dividing the system c...