Hello, i'm trying to use a MCU(like C8051) to configure Cyclone IV device(EP4CE30) in Passive Serial mode. In the past, i was using GPIO of MCU to simulate the configure timing. But configure speed is very slow. And workload for MCU is very high to generate each bit on GPIO pin. Now, i'm thinking if SPI interface can be used to configure Cyclone IV device with PS mode. If it's feasible, the configuration speed will be improved very much as SPI clock can go upto 24mhz in MCU. Another advantage is workload of MCU will be dramatically reduced as SPI interface will generate clock and data automatically. See the attached picture for system connection. My question is: Is it feasible? Is it reliable? What should i take care about? https://www.alteraforum.com/forum/attachment.php?attachmentid=8157

Your solution looks fine. There are a couple of things you need to consider; 1. If your microcontroller has DMA, then that can be used to reduce the CPU work-load. 2. Where is your configuration data going to come from? A good option for configuration data storage is SPI or Quad SPI Flash. If your microcontroller has two SPI interfaces, this might be a good option. However, you will need to check that you can DMA from one interface to another. For example, Quad SPI is fast, so is often located on a "fast" internal bus, whereas SPI is low, so is often located behind a "slow" bridge. I prefer to avoid these types "complications" by using a MAX II CPLD as the configuration controller. Eg., see http://www.ovro.caltech.edu/~dwh/carma_board/fpga_configuration.pdf Cheers, Dave

As Dave said, your solution will work. One thing to keep in mind is the bit ordering as the data is shifted out. Some MCU's don't have the ability to shift LSB out first. To save cpu cycles, we do a pre-processing bit reversal on the RBF file in this case. This allows the data to be directly sent out (DMA or otherwise) with out the need of having the CPU translate each byte as part of the process. Pete

Dear Dave, Dear Pete, Thanks for your valuable input. Yes. The processor we're going to use has 3 (Q)SPI bus. An 16Mbit SPI flash is attached to one of SPI bus. Dear Pete, do you know where i can find this bit reversal tool?

--- Quote Start --- The processor we're going to use has 3 (Q)SPI bus. An 16Mbit SPI flash is attached to one of SPI bus. --- Quote End --- Great! Which processor? --- Quote Start --- do you know where i can find this bit reversal tool? --- Quote End --- Its pretty trivial to write one yourself, however, you may not need to. Your (Q)SPI controller may have an option to swap bits in a byte, or you can see if your processor has an option to swap the bits in a byte. I think the .rpd file format (using Quartus File->Convert Programming File) swaps the bits for you. Generate an .rbf file and then an .rpd file, and compare the bytes, I'm pretty sure you'll find them swapped (after some header information). Download and read the code for SRunner. That code has useful comments on understanding how to read the programming files. Cheers, Dave

Dear Dave, thans for your useful information. We're using i.MX6 dual core from Freescale. It has 3 SPI. The FPGA we're using is EP4CE30. Now, i generated .rbf and .rpd file and compare them. The're coming from .sof file of EP4CE30. I didn't see the data in .rbf has reversed in .rpd. Both files are attached. is there anything i have done wrong?

solution for mcu to configure ALTERA FPGA | Altera Community

14 Replies

Altera_Forum
Honored Contributor
12 years ago
There is also a capability of "Remote System Update" (that basically gives you access to write to the EPCS through the internals of the FGPA and boot off a secondary location.

We have used both methods. If you hook the MCU directly to the SPI, make sure it has it's lines tristated when the FPGA is loading. It works, but there are contention issues you need to be careful with.

Remote System Update works, but there's no real simulation model, so you end up having a play with in a trail and error fashion to get it to work.

A wiki artical is available at:
http://www.alterawiki.com/wiki/epcs_based_remote_system_update_(rsu)_example_on_bemicro_sdk?gsa_pos=2&wt.oss_r=1&wt.oss=remote%20upgrade

When we did it, we basically gave the external MCU access to the RSU block registers directly though a UART interface. (that had some CRC validation)

Pete
Altera_Forum
Honored Contributor
12 years ago
Thanks for your reply. Yes. Micro processor can access the flash from the SPI master inside FPGA image. I have one concern that what if the power failure happens during programming the flash. Then the data inside flash is not complete. When power on again, the SPI master in FPGA won't work anymore if the configuration data in the flash is corrupted. Is there a way to recover from such kind of failure?
Altera_Forum
Honored Contributor
12 years ago
With the Remote System Update system it basically boots in Active Serial mode, and the "Updated" image is written to a secondary block. Once it is there, you tell it to boot from this secondary block. If that block fails CRC, it reloads the original image again.

You check the status of the RSU to figure out it the secondary or primary image is actually loaded.

It works, and offers some protection. But if you mess up and overwrite the original image, you are still in trouble.

Pete
Altera_Forum
Honored Contributor
12 years ago
The example for RSU in the wiki below is based on EPCS chip from Altera. But, in my system, a SPI flash from Micron (M25P80) is used. Is there any problem to use this example in my system?
http://www.alterawiki.com/wiki/epcs_...mote%20upgrade

Forum Discussion

solution for mcu to configure ALTERA FPGA

14 Replies

Recent Discussions

The DC_FIFO issue of Cyclone 10 GX devices

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Configuration using the MT25QU01GBBB8E12-0SIT

10CL040YF484 Programming fails

Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound