Forum Discussion
Altera_Forum
Honored Contributor
15 years agosmoothing PLL output
Hi all I'm using a PLL on a cyclone III device to generate an 12.228 MHz clock from a 19.2 MHz input. the output clock is a square wave which causes harmonics that interferes with an RF appli...
Altera_Forum
Honored Contributor
15 years agoHi
I tried the minimum current setting. as I understand it, this setting is equivalent to the minimum slew rate setting.