Forum Discussion
Altera_Forum
Honored Contributor
8 years agoSimultaneous Read and Write to DDR3 SDRAM
simultaneous read and write on ddr3 sdram using soft sdram controller with uiphy ip via qsys interconnect. An AXI-MM master is connected to Qsys Interconnect to perform read and write operation...
Altera_Forum
Honored Contributor
8 years agoFIFO settings as in which IP, My master does not support it. I did not find any buffer on the slave controller either, Would you please specify where ?
Thank you