Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSimultaneous Read and Write to DDR3 SDRAM
simultaneous read and write on ddr3 sdram using soft sdram controller with uiphy ip via qsys interconnect. An AXI-MM master is connected to Qsys Interconnect to perform read and write operation...
Altera_ForumHonored Contributor
Honored ContributorAhm ... having worked with a DDR3 SDRAM protocol before, the underlying protocol doesn't allow simultaneous reads and writes. As a result, any attempts you make will need to be buffered in order to give the appearance of being simultaneous. Perhaps you should check your FIFO/buffering settings therefore.
Dan
