Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Simulation error when simulating PLL

Hello, I am using run time configurable PLL in my project containing Arria V FPGA. I need to vary the output frequency of the PLL at run time. I have written a logic for loading the N and M c...