Forum Discussion

Honored Contributor

8 years ago

SignalTap different sample depth led to different logic

Hi guys, I met a problem recently. I am using signaltap to capture some signals. When the sample depth is 2k, the signals are correct. But when I change the depth to 4k, some of the signals bec...

Altera_Forum

Honored Contributor

8 years ago

it depends if they are critical to the design you are checking.

Do you also have some asynchronous paths into the logic?

Did you check that the design met timing?

Forum Discussion

SignalTap different sample depth led to different logic

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E