Signal Tap Logic Analyzer Interferes with Normal Operation in MAX10 FPGA

Hi, I am facing a problem when I enable Signal Tap Logic Analyzer to monitor I/Os. I have a relatively big project (with tens of modules) and it operates normally when there is no Signal Tap Logic A...