Rk_AthramOccasional Contributor3 years agosignal tap data error when depth increased more than 512b Hi, i am facing data corruption when depth is increased to more than 512. i am adding signals which are having a maximum width of 132,128 and 160 with a depth of 512. If i increase t...Show Moresignaltap.png214 KB
Rk_AthramOccasional Contributor3 years agoHi, After any change in config I am Recompiling design. Sampling clock is 250mhz.I am using design clock as sampling clock.
Rk_AthramOccasional Contributor to Rk_Athram3 years agoPipeline factor increased to 5 as the daa width is 132bits for many signals
Recent DiscussionseFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)