Signal Assignment Delay

Hi, I'm working on simulating my project within Altera Quartus 11, using ModelSim Altera. I'm using VHDL code to simulate the design. I'm giving a signal assignment to one of the inputs, b...