SG-DMA data bus configuration

Why the SG-DMA data width can only be configured to (8, 16, 32, 64) bit!? I want 24-bit data width, so cannot I simply modify the Verilog file of the SG-DMA component to match my requirement? Or t...