Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Several little questions about VHDL and its simulation wave

I am working on VHDL,I have got some questions. 1.what does the wave form ,that is just a vertical line and lasted for no-time,mean? In my work that signals still worked in sequencial case,seeming...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Thanks for relpy.We are considering similar,but what I see in the simulation is that so long as the rising edge of the control signal the action to it will take effect.I can't make head or tail.