Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

set_max_delay value in TimeQuest

Hi I should constaraint "set_max_delay -from reg_A to reg_B". In my case , My circuit run 200MHz(refer to wave picutre). I estimated register to register max delay value was 5.0ns . but Time...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

TimeQuest is a timing analyser. It estimates a.o. the delays from register outputs to register inputs through your combinatorial logic.

The message is indicating that your circuit is (probably) a little too slow (0.47 nsec too late).

So you should optimize the combinatorial logic in your circuit, reduce the depth of the combinatorial logic or add pipeline registers in between.