Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYes, I will use two PLLs: one for this 66MHz (in source synchronous mode) and the other for something else logic ( 20MHz input, 20M/40M/50M/100M outputs) used only inside the FPGA.
Is there anything I should take care of? Thanks again.