Altera_ForumHonored Contributor15 years agoSDRAM DQ pin Could anyone tell me whether I can connect the SDRAM DQ pin to FPGA's normal IO not DQS or DQ?What will it happen?
Recent DiscussionsObsolescence issuesAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationJTAG Chain Broken on Agilex 7-I Dev KitQuestion