Forum Discussion

anonimcs's avatar
anonimcs
Icon for Contributor rankContributor
2 years ago

SDRAM calibration errors with .jic file

Hi all, I have a design on Arria10 and I'm using QP 21.3 Pro for development. In the design there's an HPS and an EMIF to DDR4 for that HPS. I've realized that when I program the FPGA with .sof file...
Configuration
Power
Farabi_Altera's avatar
Farabi_Altera
Icon for Regular Contributor rankRegular Contributor
1 year ago

"We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum cases, along with others, did not get through as intended. As a result, we have a backlog of cases that we are currently working through one by one.

Please be assured that we are doing everything we can to resolve this issue as quickly as possible. However, this process will take some time, and we kindly ask for your patience and understanding during this period. The cases will be attended by AE shortly.

We appreciate your patience and understanding, and we are committed to providing you with the best support possible.

Thank you for your understanding."