SDR SDRAM I/O timing constraints

Help please. I need to write timing constraints for an SDR SDRAM for Cyclone V GX FPGA. I'm using Intel's SDRAM controller core in the design. SDRAM that's used is AS4C4M32S-6BIN running@100 MHz (h...