Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

SDC problem

Hi, i want to implement a SoC with the maximum frequency of my board StratixIV Gx. I used one pll with two output, first output pll.c0=150Mhz, second output is 125Mhz. After a compilation and...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

You need to constrain your clocks.

Read the documentation for TimeQuest. Download Rysc's document from the Altera Wiki and read that.

Cheers,

Dave

--- Quote End ---

Think you very much for your help, i will read the documentation,:)